

Notice of References Cited	Application/Control No. 10/647,687	Applicant(s)/Patent Under Reexamination KELLER ET AL.	
	Examiner Magid Y. Dimyan	Art Unit 2825	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,831,869 A	11-1998	Ellis et al.	716/6
	B	US-2002/0002701 A1	01-2002	Usami et al.	716/8
	C	US-2004/0044972 A1	03-2004	Rohrbaugh et al.	716/002
	D	US-2004/0078767 A1	04-2004	Burks et al.	716/008
	E	US-2003/0237067 A1	12-2003	Mielke et al.	716/6
	F	US-6,308,304 B1	10-2001	Devgan et al.	716/5
	G	US-6,523,149 B1	02-2003	Mehrotra et al.	716/4
	H	US-2002/0023255 A1	02-2002	KARNIEWICZ	716/17
	I	US-2002/0010901 A1	01-2002	Otaguro	716/12
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Blaquiere, Y. et al. "Fast Timing Analysis of VLSI Circuits: a Dynamic and Hierachical Approach" IEEE International Symposium on Circuits and Systems, 11 - 14 June 1991, pp. 2398 - 2402.
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.